SRIRAM VENKATESH

Phone: (858) 729 4032 | Email: srvenkat@ucsd.edu | https://www.linkedin.com/in/sriramvenk Address: 9450, Gilman Drive, #80376, CA 92092

OBJECTIVE: Seeking full-time opportunity for a Physical Design/CAD/Methodology Engineer position

	EDUCATION	0. 0 1
UNIVERSITY OF CALIFORNIA, SAN DIEGO		SAN DIEGO, CA
M.S. in Computer Ea	ngineering, CSE Department, GPA: 3.825/4	Sep 2016 - Present
BITS-PILANI		PILANI, INDIA
B.E. in Electrical and	l Electronics Engineering, GPA: 8.20/10	Aug 2009 – Jun 2013
	EMPLOYMENT	
APPLE		AUSTIN, TEXAS
Summer Intern, 3 mor	nths	Jun 2017 – Sep 2017
at advanced tech	hnology nodes	e (Sr&K) now - for the graphics processor
ARM HOLDINGS		BANGALORE, INDIA
Physical Design Engin	neer, 3 years mead CDP D of ADM Mali == EEO Video Drocessory Corro and Clu	Jul 2013 – Jun 2016
Cadanca Conus	and Innovus: handled STA and DPC using Supersus Prime	Time and Montor Calibra
Implemented m	ulti domain 1801 nowar intents performed Static and Dunam	his newer analyses using Answ Padhawk
Broject 2: Work	ad on the henchmarking of APM Conoris Interrupt Controll	or on 28 HPM tochnology, by doing Place
& Route trials a	nd providing RTL feedback and frequency benchmarks	er off 28 Th W technology, by doing Trace
Presented a paper a	nd a poster on "Alternate Power Grid Pattern for lower IR d	rop" at ARM-Cambridge and Bangalore.
LSI INTEGRATE	D	PUNE, INDIA
Intern, 6 months		Jan 2013 – Jun 2013
Physical Design	and Static Timing Analysis of 2 blocks of a network processo RESEARCH EXPERIENCE	or on 28nm technology node.
VLSI CAD LABO	RATORY	UCSD, SAN DIEGO
Graduate Student Researcher		Sep 2016 – Present
Advisor: Prof. Andrew	B. Kahng. Working on CAD improvements for Routing and CTS	S design methodologies
• Project 1: Algor	ithm for improved routing trees for high performance chips	(With Cadence)
 Project 2: Impre- 	oved clock routing strategy for better model-hardware correl	lation (with Samsung)
		······································
 Craduate Cours 	ework	
	gital Systems Algorithms & Architecture Principles of Com	nuter Architecture Embedded Systems
 Undergraduate 	Coursework	pater memeetare, Embedded Systems
• Analog	& Digital VI SI Design, Digital Electronics & Computer Orga	anization
ARM Accredite	d Engineer (2015) - received certification for ARM v7 archite	
	a Engineer (2010) received certification for filling v arenae	cture.
	ADDITIONAL EXPERIENCE AND AWA	ARDS
• Served as a Tead	ching Assistant for the course Circuits and Signals' at BIIS-F	
• Coordinated a g of BITS-Pilani	group of 25 students to conduct events during inter-univers	sity sports, cultural and technical festivals
• Bagged 3rd priz	e for the project 'Electromagnetic Surveillance Weapon' duri	ing the 2011 Tech-Fest of BITS-Pilani
• Organized and I	hosted events at the ARM Bangalore office as part of the ARM	M Fun-During-Work team – which helped
in increasing en	ployee productivity and satisfaction	
	SKILLS	
EDA Tools	Cadence Genus, Innovus, Conformal Low Power, Voltus	s, Virtuoso
	Synopsys PrimeTime, ICC; Ansys Redhawk; Mentor Calibre	
 Languages 	C, C++, Tcl, Python	
0 0	Verilog, ARM Assembly	
	с. <u>,</u>	
	SRIRAM VEN	NKATESH Page 1 of 1